

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/670,219 09/26/2003		09/26/2003	Naotaka Yumoto	030712-14	6834	
22204	7590	03/23/2005		EXAMINER		
NIXON PE			HUR, JUNG H			
401 9TH ST SUITE 900	KEEI, N	w .		ART UNIT	PAPER NUMBER	
WASHING	ron, dc	20004-2128	2824			
				DATE MAILED: 03/23/2005	DATE MAILED: 03/23/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

مر د			<u> </u>	<u> </u>				
•		Арр	lication No.	Applicant(s)				
		10/6	670,219	YUMOTO, NAOTAK	a (Or			
	Office Action Summary	Exa	miner	Art Unit	7			
			g (John) Hur	2824				
Period fo	The MAILING DATE of this commu or Reply	nication appears (on the cover sheet t	with the correspondence addre	ess			
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD MAILING DATE OF THIS COMMUNinsions of time may be available under the provision SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty of period for reply is specified above, the maximum is ure to reply within the set or extended period for repreply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	NICATION. as of 37 CFR 1.136(a). In munication. (30) days, a reply within In statutory period will apply by will, by statute, cause In	n no event, however, may a the statutory minimum of th y and will expire SIX (6) MC the application to become y	a reply be timely filed hirty (30) days will be considered timely. DNTHS from the mailing date of this comm ABANDONED (35 U.S.C. § 133).	nunication.			
Status								
1) 又	Responsive to communication(s) file	led on 11 Februar	ny 2005					
	This action is FINAL .	2b)⊠ This action						
3)		•—		itters, prosecution as to the m	nerits is			
-,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)	Claim(s) <u>1-29</u> is/are pending in the 4a) Of the above claim(s) <u>6-20</u> is/ar Claim(s) is/are allowed. Claim(s) <u>1-5 and 21-29</u> is/are rejected to.	e withdrawn from	consideration.					
′=	Claim(s) are subject to restri	iction and/or elect	tion requirement.					
Applicat	ion Papers							
10)⊠	The specification is objected to by the transfer of the drawing(s) filed on 26 Septemb Applicant may not request that any objected the oath or declaration is objected to	e <u>er 2003</u> is/are: a ection to the drawin g the correction is i	g(s) be held in abeya required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR	1.121(d).			
Priority ι	under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internations See the attached detailed Office actions	y documents have y documents have s of the priority do onal Bureau (PC)	e been received. e been received in cuments have bee	Application No n received in this National Sta	age			
Attachmen	t(s)							
	e of References Cited (PTO-892)			Summary (PTO-413)				
3) 🔲 Infor	e of Draftsperson's Patent Drawing Review (mation Disclosure Statement(s) (PTO-1449 o r No(s)/Mail Date			o(s)/Mail Date Informal Patent Application (PTO-15 arch history.	52)			

DETAILED ACTION

Amendment

1. Acknowledgment is made of applicant's Election and Amendment, filed 11 February 2005, in which Applicant elected Species I, drawn to Fig. 1, and identified claims 1-5 as being readable on the elected species. Further, claims 21-29 have been added. Therefore, claims 1-29 are pending in the application. Of these, claims 6-20 are withdrawn from further consideration as being drawn to non-elected inventions.

Specification

2. Claims 21, 25, 27 and 29 are objected to because of the following informalities:

In claim 21, "&ray" appears to be in error; it will understood as --array--.

In claim 27, its dependency on claim 28 appears to be in error; said claim will be understood as being dependent on claim 26.

In claims 25 and 29, "a address buffer" should be -- an address buffer--.

Appropriate corrections are required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2824

4. Claims 1, 3-5, 21, 23-26, 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of McClure (U.S. Pat. No. 6,037,792).

Admission (for example, in the second paragraph on page 1) discloses a nonvolatile semiconductor memory device comprising: a memory cell array having plural memory cells and arranged in an array shape by connecting these memory cells to plural bit lines and word lines (inherent); plural address input terminals inputting addresses thereto (inherent); a test mode circuit for outputting a test mode signal (implied, for example, to control the selection of all word lines) when a signal ("a signal from the exterior") is inputted to a predetermined terminal (implied, since the signal is from the exterior); a row decoder connected to said test mode circuit (implied, since all word lines are selected for testing) and applying a voltage ("a test mode voltage") for a test to all said word lines in response to said test mode signal; a column decoder (including "column switches") connected to said test mode circuit and setting all said bit lines to a non-selecting state ("a turning-off state") in response to said test mode signal; a control signal input terminal for receiving a control signal (inherent; such as RAS, CAS, R/W, etc.) and a control circuit connected to this control signal input terminal (inherent, for example, to control read/write operations); and an address buffer connected to the address input terminals, the row decoder and the column decoder (inherent).

However, Admission does not disclose that the predetermined terminal is that among the address input terminals; and a monitor terminal (or pad) connected to said test mode circuit and outputting said test mode signal.

Art Unit: 2824

McClure, for example in Fig. 1, discloses outputting a test mode signal (for example, /BURN-IN MODE signal) when a signal is inputted to a predetermined terminal among the address input terminals (i.e., use of an address pin to control entry into the test mode; see, for example, column 5, lines 52-61). McClure further discloses a monitor terminal or pad (48 or 54) for outputting the test mode signal (via 52 and 50; see also column 3, lines 22-40 and column 5, lines 37-52).

Since it was common and well known in the art to detect a predetermined signal on an existing address pin to enable a test mode (as exemplified by McClure and others), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to enable the test mode of Admission via a signal on a predetermined terminal among the address input terminals, for the purpose of reducing the need for additional pins to enable a test mode and thus reducing the space and cost associated with providing additional pins.

Further, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate a test mode monitor terminal (or pad), as in McClure, in the test mode circuit of Admission, for the purpose of ascertaining a test mode entry and exit and thus reducing test errors and increasing test quality (see also for example McClure, column 5, lines 40-44).

5. Claims 2, 22 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of McClure (U.S. Pat. No. 6,037,792) as applied to claims 1, 21 and 26 above, and further in view of Fontana et al. (U.S. Pat. No. 5,982,677).

Application/Control Number: 10/670,219

Art Unit: 2824

The above Admission/McClure combination disclose a memory device as in claims 1, 21 and 26 above, with the exception of a select line connected to the drain of a memory cell, and a regulator connected to this select line and said test mode circuit and giving a predetermined bias electric potential to the drain of said memory cell.

Fontana, for example in Figs. 2 and 3, discloses a select line (Yms) connected to the drain of a memory cell (see 3 in Fig. 2), and a regulator (Fig. 3) connected to this select line and a circuit (providing Vref and PGn), and giving a predetermined bias electric potential to the drain of said memory cell (see for example column 4, lines 26-37).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate the drain voltage regulator, as in Fontana, in the device of the Admission/McClure combination, such that the regulator would be connected to the test mode circuit and provide a test voltage to the drains of the memory cells, for the purpose of stabilizing the test voltage and reducing the testing time, and thus improving the test efficiency (see for example Fontana, column 3, lines 37-46; also, column 7, lines 24-28).

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Urai (U.S. Pat. No. 4,855,956) discloses an address signal used to initiate a test mode. Camerlenghi et al. (U.S. Pat. No. 5,576,990) discloses a drain voltage regulator.

Hii et al. (U.S. Pat. No. 5,936,900) discloses externally monitoring internal self test signals through a data buffer.

Art Unit: 2824

Yamasaki et al. (U.S. Pat. No. 6,339,357) discloses a pad to externally monitor internal voltages in a test mode.

Roohparvar (U.S. Pat. No. RE37,611) discloses an address pad used to detect test mode enable.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) Hur whose telephone number is (571) 272-1870. The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jhh

VANTHUNGUYEN DRIMARY EXAMINER

Whilgh